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Low-Temperature Supercapacitors
Electrolyte compositions are designed to extend the low-temperature operational limit.
NASA’s Jet Propulsion Laboratory, Pasadena, California
An effort to extend the low-tempera-
ture operational limit of supercapacitors
is currently underway. At present, com-
mercially available non-aqueous superca-
pacitors are rated for a minimum operat-
ing temperature of –40 °C. A capability
to operate at lower temperatures would
be desirable for delivering power to sys-
tems that must operate in outer space or
in the Polar Regions on Earth.
Supercapacitors (also known as double-
layer or electrochemical capacitors) offer a
high power density (>1,000 W/kg) and
moderate energy density (about 5 to 10
Wh/kg) technology for storing energy and
delivering power. This combination of
properties enables delivery of large cur-
rents for pulsed applications, or alterna-
tively, smaller currents for low duty cycle
applications. The mechanism of storage of
electric charge in a supercapacitor — at
the electrical double-layer formed at a
solid-electrode/liquid-electrolyte interface
— differs from that of a primary or second-
ary electrochemical cell (i.e., a battery) in
such a manner as to impart a long cycle life
(typically >106 charge/discharge cycles).
Commercially available non-aqueous su-
percapacitors are limited in operation to
temperatures ≈–40 °C due to the relatively
high melting point of the solvent used.
Typical electrolytes in commercially avail-
able supercapacitors consist of a tetraethy-
lammonium tetrafluoroborate (TEATFB)
salt dissolved in one or more solvent(s)
that can include acetonitrile [AN (which
freezes at –45.7 °C)] and/or propylene
carbonate [PC (which freezes at –49 °C)].
Moreover, the viscosities of these solvents
increase at lower temperatures, with a con-
sequent increases in the equivalent series
resistance (ESR) of the supercapacitor
cell. This increase in ESR limits the power
that can be delivered by the supercapaci-
tor cell at low temperatures.
Therefore, efforts to enable operation
at lower temperatures have focused on tai-
loring electrolytes with lower melting
points (to extend the temperature range)
and higher ionic conductivities and lower
viscosities (to minimize increases in ESR).
The approach followed thus far has tar-
geted the use of co-solvents to depress the
melting point of TEATFB/AN electrolytes
while maintaining sufficient solubility of
TEATFB at low temperature. These elec-
trolytes are used in conjunction with ap-
propriate electrode materials capable of
exhibiting a suitable energy density.
The electrolytes investigated com-
prise the basic AN/TEATFB formula-
tion in combination with various pro-
portions of co-solvents that include
methyl formate, methyl acetate, ethyl
acetate, and 1,3-dioxolane (DX)  (see
table). Coin cells for evaluating the per-
formance of these electrolytes have
been fabricated using electrodes made
of a commercially available high-sur-
face-area porous carbon-based mate-
rial. The electrodes were electrically
isolated from each other by use of a
polyethylene-based separator material.
From measurements on these cells, it
was concluded that the use of suitable
co-solvents can enable retention, at
temperatures <–45 °C, of room-temper-
ature capacitance values. For one elec-
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7. The thin top photoresist layer de-
posited in step 4 is removed.
8. A partly sacrificial layer of gold <0.01
μm thick is deposited to ensure uni-
form ECD in step 10.
9. A thicker top photoresist layer is de-
posited and patterned to form a
mold for a top interconnection pat-
tern of Ni contact pads.
10.The Ni contact pads, typically 3 μm
thick, are electrodeposited in the
holes in the mold. The electrodeposi-
tion parameters are chosen to keep
stresses in the pads low so that the
pads do not pull off the thermoelec-
tric legs.
11.In a series of etches, the excess Cr be-
tween the bottom contact pads, the
excess Au between the top contact
pads, and the photoresist layers are
removed.
A device containing 63 Bi2Te3 (n-type)
and 63 Sb2Te3 (p-type) thermoelectric
legs, each 20 μm tall and 60 μm in diam-
eter, was fabricated by this method and
demonstrated to be capable of thermo-
electric cooling. This device can be con-
sidered a prototype of future devices for
exerting precise thermal control in mi-
croscopic regions and for extracting
small amounts of electric power from
temperature gradients.
This work was done by James Lim, Chen-
Kuo Huang, Margaret Ryan, G. Jeffrey Sny-
der, Jennifer Herman, and Jean-Pierre Fleur-
ial of Caltech for NASA’s Jet Propulsion
Laboratory. For further information contact
iaoffice@jpl.nasa.gov.
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trolyte formulation (comprised a 3:1
AN/DX blend), it was found that dc
charging and discharging at a tempera-
ture as low as –75 °C is possible, albeit
with capacitance reduced to about half
its room-temperature value. By tailor-
ing the nature of the co-solvent and the
concentration of the salt used, the ESR
can be minimized as well (see figure).
This work was done by Erik J. Brandon,
William C. West and Marshall C. Smart of
Caltech for NASA’s Jet Propulsion Laboratory.
Further information is contained in a TSP
(see page 1).
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Making a Back-Illuminated Imager With Back-Side Contact and
Alignment Markers
Metal plugs provide both electrical contact and alignment.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A design modification and a fabrica-
tion process that implements the modifi-
cation have been conceived to solve two
problems encountered in the develop-
ment of back-illuminated, back-side-
thinned complementary metal oxide/
semiconductor (CMOS) image-detector
integrated circuits. With respect to such
an integrated circuit to be fabricated on
a silicon substrate, the two problems are
(1) how to form metal electrical-contact
pads on the back side that are electri-
cally connected through the thickness in
proper alignment with electrical contact
points on the front side and (2) how to
provide alignment keys on the back side
to ensure proper registration of back-
side optical components (e.g., mi-
crolenses and/or color filters) with the
front-side pixel pattern. (In this special
context, “front side” signifies that face of
the substrate upon which the pixel pat-
tern and the associated semiconductor
devices and metal conductor lines are
formed.)
The essence of the design modifica-
tion is to add metal plugs that extend
from the desired front-side locations
through the thickness and protrude
from the back side of the substrate. The
plugs afford the required front-to-back
electrical conduction, and the protru-
sions of the plugs serve as both the align-
ment keys and the bases upon which the
back-side electrical-contact pads can be
formed.
The fabrication process for imple-
menting this design modification would
be complex and would be subject to vari-
ation as needed for different image-de-
tector applications. Imme diately before
the beginning of this process, the inte-
grated circuitry would already have been
fabricated on the front side of the sub-
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These Simplified Cross Sections (not to scale) depict the effect of the design modification and process
on part of one pixel.
